ESD and Surge Protection Device

Low Capacitance Surge Protection for High Speed Data

The NSP8814 and NSP8818 surge protectors are designed specifically to protect 10/100 and GbE Ethernet signals from high levels of surge current. Low clamping voltage under high surge conditions make this device an ideal solution for protecting voltage sensitive lines leading to Ethernet transceiver chips. Low capacitance combined with flow-through style packaging allows for easy PCB layout and matched trace lengths necessary to maintain consistent impedance between high-speed differential lines.

Features

- Protection for the Following IEC Standards: IEC 61000–4–2 (ESD) ±30 kV (Contact) IEC 61000–4–5 (Lightning) 35 A (8/20 μs)
- Flow-Thru Routing Scheme
- Low Capacitance: 2 pF Max (I/O to I/O)
- UL Flammability Rating of 94 V-0
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable*
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- 10/100 and GbE Ethernet
- MagJacks® / Integrated Magnetics
- Notebooks/Desktops/Servers

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	T_J	-55 to +125	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	TL	260	°C
IEC 61000–4–2 Contact (ESD) IEC 61000–4–2 Air (ESD) ISO 10605 330 pF / 330 Ω Contact ISO 10605 330 pF / 2 k Ω Contact ISO 10605 150 pF / 2 k Ω Contact	ESD	±30 ±30 ±30 ±30 ±30	kV
Maximum Peak Pulse Current 8/20 μs @ T _A = 25°C 10/700 μs @ T _A = 25°C	I _{PP}	35 20	Α

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

See Application Note AND8308/D for further description of survivability specs.



ON Semiconductor®

www.onsemi.com



UDFN8 CASE 506CV







4D M

XX = Specific Device Code

M = Date Code

= Pb–Free Package

ORDERING INFORMATION

Device	Package	Shipping
NSP8814MUTAG	UDFN8	3000 / Tape &
SZNSP8814MUTAG	(Pb-Free)	Reel
NSP8818MUTAG	UDFN10	3000 / Tape &
SZNSP8818MUTAG	(Pb-Free)	Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.





Figure 1. Pin Schematic

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter
V _{RWM}	Working Peak Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V_{BR}	Breakdown Voltage @ I _T
I _T	Test Current
V _{HOLD}	Holding Reverse Voltage
I _{HOLD}	Holding Reverse Current
R _{DYN}	Dynamic Resistance
IPP	Maximum Peak Pulse Current
V _C	Clamping Voltage @ I _{PP} V _C = V _{HOLD} + (I _{PP} * R _{DYN})



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	V_{RWM}	Any I/O to GND (Note 1)			3.0	V
Forward Voltage	V_{F}	I _F = 10 mA, GND to All IO Pins	0.5	0.85	1.1	V
Breakdown Voltage	V_{BR}	I _T = 1 mA, I/O to GND	3.2	3.5	5.0	V
Reverse Leakage Current	I _R	V _{RWM} = 3.0 V, I/O to GND			0.5	μΑ
Clamping Voltage (Note 2)	V _C	I _{PP} = 1 A			5.0	V
		I _{PP} = 10 A			6.0	
		I _{PP} = 25 A			10	
		I _{PP} = 35 A			15	
Clamping Voltage	V _C	IEC61000-4-2, ±8 kV Contact	See Figures 7 and 14			
Junction Capacitance	CJ	V _R = 0 V, f = 1 MHz between I/O Pins		1.5	2.0	pF
		V _R = 0 V, f = 1 MHz between I/O Pins and GND			5.0	1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Any I/O to GND (8/20 μs pulse).

Surge protection devices are normally selected according to the working peak reverse voltage (V_{RWM}), which should be equal or greater than the DC or continuous peak operating voltage level.




Figure 2. IEC61000-4-5 8/20 μs Pulse Waveform




Figure 3. Clamping Voltage vs. Peak Pulse Current $(t_p = 8/20 \mu s per Figure 2)$




Figure 4. IEC61000-4-5 10/700 µs Pulse Waveform




Figure 5. Clamping Voltage vs. Peak Pulse Current $(t_p = 10/700 \mu s per Figure 4)$




Figure 6. IEC61000-2-4 +8 kV Contact Clamping Voltage




Figure 7. IEC61000-2-4 -8 kV Contact Clamping Voltage

IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 8. IEC61000-4-2 Spec




Figure 9. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 10. Positive TLP IV Curve

Figure 11. Negative TLP IV Curve

NOTE: TLP parameter: $Z_0 = 50 \Omega$, $t_p = 100 \text{ ns}$, $t_r = 300 \text{ ps}$, averaging window: $t_1 = 30 \text{ ns}$ to $t_2 = 60 \text{ ns}$.

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 12. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 13 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 12. Simplified Schematic of a Typical TLP System




Figure 13. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms




Figure 14. IV Characteristics

Figure 15. CV Characteristics

3.5




Figure 16. RF Insertion Loss




Figure 17. Capacitance Over Frequency




Figure 18. 10/100 Ethernet Layout Diagram and Flow-thru Routing Scheme





Figure 19. GbE Ethernet Layout Diagram and Flow-thru Routing Scheme

PACKAGE DIMENSIONS

UDFN8 2.2x2, 0.575P

CASE 506CV **ISSUE A**



NOTES:


- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETERS.


 3. DIMENSIONS & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25 MM FROM TERMINAL TIP.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.45	0.55		
A1	0.00	0.05		
A3	0.127	0.127 REF		
b	0.15	0.25		
D	2.20 BSC			
Е	2.00 BSC			
E3	0.20	0.20 BSC		
е	0.575 BSC			
e2	0.40 BSC			
Г	0.25	0.35		
L1	0.05	0.15		
L2	0.95	1.05		



MOUNTING FOOTPRINT 0.575 0.40

RECOMMENDED




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

UDFN10 3.5x2, 0.575P


CASE 506CU **ISSUE O**




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER DIMENSIONS AND TOLERANGING FER CONTROLLING DIMENSION: MILLIMETERS. DIMENSIONS 6 APPLIES TO PLATED
- TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25 MM FROM TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

TABAG WELEAG III			
	MILLIMETERS		
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
А3	0.127 REF		
b	0.15	0.25	
D	3.50 BSC		
Е	2.00 BSC		
е	0.575 BSC		
e2	0.40 BSC		
е3	3.10 BSC		
L	0.25	0.35	
L1	0.05	0.15	
L2	0.95	1.05	



RECOMMENDED MOUNTING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MagJack is a trademark of Bel Fuse Inc.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative