STE88N65M5



N-channel 650 V, 0.024 Ω typ., 88 A, MDmesh™ V Power MOSFET in a ISOTOP™ package

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order code	V _{DS} @T _{jmax}	R _{DS(on)} max	I _D
STE88N65M5	710 V	0.029 Ω	88 A

- Very low R_{DS(on)}
- Higher V_{DSS} rating
- Higher dv/dt capability
- Excellent switching performance
- 100% avalanche tested

Applications

· Switching applications

Description

This device is an N-channel MDmesh™ V Power MOSFET based on an innovative proprietary vertical process technology, which is combined with STMicroelectronics' well-known PowerMESH™ horizontal layout structure. The resulting product has extremely low onresistance, which is unmatched among siliconbased Power MOSFETs, making it especially suitable for applications which require superior power density and outstanding efficiency.

Table 1. Device summary

Order code	Marking	Packages	Packaging
STE88N65M5	88N65M5	ISOTOP	Tube

Contents STE88N65M5

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	9
4	Package mechanical data1	0
5	Revision history1	3



STE88N65M5 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate- source voltage	± 25	V
I _D	Drain current (continuous) at T _C = 25 °C	88	Α
I _D	Drain current (continuous) at T _C = 100 °C	55.7	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	352	Α
P _{TOT}	Total dissipation at T _C = 25 °C	494	W
I _{AR}	Max current during repetitive or single pulse avalanche (pulse width limited by T_{JMAX})	15	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	2000	mJ
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
T _{stg}	Storage temperature	- 55 to 150	°C
Tj	Max. operating junction temperature	150	°C

^{1.} Pulse width limited by safe operating area.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	0.253	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	30	°C/W

^{2.} $I_{SD} \leq 88 \text{ A, di/dt} = 400 \text{ A/}\mu\text{s, V}_{DD} = 400 \text{ V, V}_{DS \text{ (peak)}} < V_{\text{(BR)DSS}}$

Electrical characteristics STE88N65M5

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	650			V
1	Zero gate voltage	V _{DS} = 650 V			1	μΑ
I _{DSS}	drain current ($V_{GS} = 0$)	V _{DS} = 650 V, T _C =125 °C			100	μΑ
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 25 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 42 A		0.024	0.029	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	8825	-	pF
C _{oss}	Output capacitance	$V_{DS} = 100 \text{ V, f} = 1 \text{ MHz,}$	-	223	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0$	-	11	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	$V_{GS} = 0$, $V_{DS} = 0$ to 520 V	-	778	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0$, $V_{DS} = 0$ to 520 V	-	202	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	1.79	-	Ω
Qg	Total gate charge	V _{DD} = 520 V, I _D = 42 A,	-	204	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	51	-	nC
Q _{gd}	Gate-drain charge	(see Figure 16)	-	84	-	nC

^{1.} $C_{o(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .



4/14 DocID025974 Rev 1

C_{O(er)} is a constant capacitance value that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 80% V_{DSS}.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(v)}	Voltage delay time	V _{DD} = 400 V, I _D = 56 A,	-	141	-	ns
t _{r(v)}	Voltage rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	16	-	ns
t _{f(i)}	Current fall time	(see Figure 17)	-	29	-	ns
t _{c(off)}	Crossing time	(see Figure 20)	-	56	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		88	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		352	Α
V _{SD} (2)	Forward on voltage	I _{SD} = 88 A, V _{GS} = 0	-		1.5	٧
t _{rr}	Reverse recovery time	0.4.4. 11/11	-	544		ns
Q _{rr}	Reverse recovery charge	$I_{SD} = 84 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$ $V_{DD} = 100 \text{ V (see Figure 17)}$	-	14		μC
I _{RRM}	Reverse recovery current	TDD 100 1 (000 1 igure 17)	-	50		Α
t _{rr}	Reverse recovery time	I _{SD} = 84 A, di/dt = 100 A/μs	-	660		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V, T _j = 150 °C	-	20		μC
I _{RRM}	Reverse recovery current	(see <i>Figure 17</i>)	-	60		Α

^{1.} Pulse width limited by safe operating area.

^{2.} Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

Electrical characteristics STE88N65M5

10ms

V_Ds(V)

Electrical characteristics (curves) 2.1

Figure 2. Safe operating area

ΙD (A)

100

10

AM18113v1 10µs 100µs 1ms

Tj=150°C Tc=25°C

Single pulse

100

Figure 3. Thermal impedance





Figure 4. Output characteristics

Figure 5. Transfer characteristics






Figure 6. Normalized V_{(BR)DSS} vs temperature

AM10399v1 V(BR)DSS 1.08 ID = 1mA1.06 1.04 1.02 1.00 0.98

75 100

TJ(°C)

RDS(on) (Ω) Vgs=10V 0.026 0.024 0.022

40 50 60

70 80

Figure 7. Static drain-source on-resistance

ID(A)

AM10396v1

6/14

0.96 0.94 0.92 -50

0

25 50

-25

0.020

10

20 30

Figure 8. Gate charge vs gate-source voltage




Figure 9. Capacitance variations





Figure 10. Normalized gate threshold voltage vs temperature

Figure 11. Normalized on-resistance vs temperature








Figure 12. Source-drain diode forward characteristics


Figure 13. Output capacitance stored energy





Electrical characteristics STE88N65M5

Figure 14. Switching losses vs gate resistance ⁽¹⁾



1. Eon including reverse recovery of a SiC diode.

STE88N65M5 Test circuits

3 Test circuits

Figure 15. Switching times test circuit for resistive load

Figure 16. Gate charge test circuit




Figure 17. Test circuit for inductive load switching and diode recovery times

Figure 18. Unclamped inductive load test circuit





Figure 19. Unclamped inductive waveform

Figure 20. Switching time waveform



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.



NUT M4 (x4) - *E2* -C2-D1 G1-- *E1-*0041565_Rev_I

Figure 21. ISOTOP drawing

Table 8. ISOTOP mechanical data

Dim	mm			
Dim.	Min.	Тур.	Max.	
Α	11.80		12.20	
A1	8.90		9.10	
В	7.80		8.20	
С	0.75		0.85	
C2	1.95		2.05	
D	37.80		38.20	
D1	31.50		31.70	
Е	25.15		25.50	
E1	23.85		24.15	
E2		24.80		
G	14.90		15.10	
G1	12.60		12.80	
G2	3.50		4.30	
F	4.10		4.30	
F1	4.60		5	
φР	4		4.30	
P1	4		4.40	
S	30.10		30.30	

STE88N65M5 Revision history

5 Revision history

Table 9. Document revision history

Date	Revision	Changes
24-Feb-2014	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

14/14 DocID025974 Rev 1

